lfsr.v (195B)
1 module lfsr(clk, rst, out); 2 input clk; 3 input rst; 4 output reg [2:0] out; 5 6 always @ (posedge clk) begin 7 if (rst) 8 out = 4'b101; 9 else 10 out = {out[1:0],(out[2] ^ out[1])}; 11 end 12 endmodule
![]() | uniUniversity stuff |
git clone git://git.margiolis.net/uni.git | |
Log | Files | Refs | README | LICENSE |