latch.vhd (202B)
1 entity latch is port ( 2 d: in bit; 3 en: in bit; 4 q: out bit 5 ); 6 end latch; 7 8 architecture behav of latch is 9 begin 10 process (d, en) begin 11 if (en = '1') then 12 q <= d; 13 end if; 14 end process; 15 end behav;
uniUniversity stuff | |
git clone git://git.margiolis.net/uni.git | |
Log | Files | Refs | README | LICENSE |